



Cache mapping :-

is a technique by which content of main memory is brought into the cache memory.

→ It is a transformation of data from main memory to cache memory.

3 types :-

- 1) Associative mapping
- 2) Direct Mapping
- 3) Set - Associative Mapping.



Work MIPS (millions inst per second) its work MIPS inst speed.

Means $(10^6 \text{ millions per second})$


so. Speed mismatch are better that why we create the diff levels of memory. the memory which speeds match with CPU speed its cache memory. CPU directly interact with cache memory. but cache memory get the data from main memory. it all called mapping.

⑧

and one more process is paging.

Paging is the process of transfer the data from secondary memory to main memory. called paging.

M.M are divide diff no of blocks. and the blocks store 16 words. and these blocks transfer to cache. and CPU directly access to cache.



Associative Mapping :-

- fastest & most flexible Cache organization uses Associative Memory.
- In associative Memory Mapping - Cache are made up of Associative Memory. Associative Memory is used to other this address and ~~also~~ content (data) of the memory word.
- It permits any location in cache to store any word from main memory it enables any word from main memory at any place in the cache memory (which does not happens in other mappings).

CPU address (15-bits)



Arguments register	
Address (15 bits)	Data (12 bits)
01000	3450
02777	6710
22345	1234

used for access memory.

Here no are spread in out no.

→ use Replacement Policy for FIFO, with round Robin order.
one of the fastest & flexible memory.

Associative Mapping Cache.

if place any address or data in address field, then ~~the~~ address field must be empty. if this field is not empty then address field replace with new address


fair. When if the address field is already full. then it is used Replacement Policy for replace address fair with second Robin fashion. FIFO mostly used.

② Direct Mapping :-

associative memories are expensive compared to Random Access Memory. (beoz of added matching logic ~~to~~ attached with each cell).


→ for Random Access memory Direct Mapping can be used.

→ Simplest technique: Direct Mapping → It maps each blocks of main memory into only one possible cache line. or it assigns each memory block to a specific line in the cache.




→ CPU address or address space divided into

two parts.




MM access CPU address.




then?

MM access complete




If MM is 2^n words & CM is of 2^k words.




- 1) n bits address is used to access the MM.
- 2) k bits index is used to access the cache memory.

(a)





(b)



[Blawma_cse@ngbceet.com
Nanayk_cse@ngbceet.com]

Direct memory internal organization:-



Tag internally store with data in cache.

Ex-ib. 000000 address
index 0000 in cache.

① tag match if it is match then hit & read the data.
Read data in cache.

② if 01000 CPU access
index go to cache.
tag match but it is not present
cache miss occur. In this case
the CPU go to ~~PM~~ PM.

③ if 02000 access. again miss
again go to ~~PM~~ PM. again then read PM
data and transfer.

But Problem is ~~then~~ there. the hit ratio is drop. becoz tag is diff. and again & again Cache miss is occur and transfer the data from Main to cache.

Set associative Memory :

(12)

→ Each word of a cache can store two or more words of memory under the same index address, create a set.

→ Each data word is stored together with its tag.

→ The no of tag - data item in one word is said to form a set.

→ set associative Mapping Combines Direct Mapping & associative Mapping.

	Tag	Data	Tag	Data	...	Tag	Data
index 000	01	1280	02	1300	...		

← 1 word ← set.

→ Improved form of direct mapping, where drawbacks of direct mapping is removed.

→ Drawback of Direct Mapping! Two words with the same index in their addresses but with different tag values cannot reside in cache

memory at the same time.


ex.

01000
02000

index
000

Tag	Data
01	1200
02	800

In Set associative Mapping $\rightarrow$ each word of a Cache can store two or more words of memory under the same index address, creating a Set.



Each index address refers to two data words & their associated tag.

✓ $\text{Tag} = 6 \text{ bits} \quad \& \quad \text{Data} = 12 \text{ bits}$

✓ $\text{Word length} = 2 (6 + 12) = 36 \text{ bits}$

✓ $\text{Index} = 9 \text{ bits}$

✓ $2^9 = 512 \text{ words} \rightarrow \text{Cache memory}$

✓ $\text{Cache memory size} = 512 \times 36 = 18432$

It can accommodate [1024] words of main memory.

Since each words of cache contains two data words $(512 \times 2) = 1024 \text{ words}$.

In General of Set associative Cache will accommodate k words of MM in each words of cache.